Email this article 
Hide
Show all
CRC 8-bit Encoder-Decoder Component in FPGA using VHDL
Abstract
Cyclic Redundancy Check (CRC) adalah salah satu jenis dari deteksi kesalahan yang digunakan pada pengiriman data. CRC umumnya digunakan di jaringan digital dan perangkat penyimpanan untuk mendeteksi perubahan tidak disengaja pada data asli. CRC memiliki keandalan yang tinggi dalam pengiriman data karena CRC menggunakan algoritma berdasarkan cyclic code. Pada artikel ini generator polinomial yang digunakan dalam encoder dan decoder adalah CCITT X8 + X2 + X + 1 dan dengan lebar bit data 8 bit. CRC-8-CCITT biasanya digunakan pada Asynchronous Transfer Mode (ATM) headers, Integrated Services Digital Network (ISDN) HEC, dll. Pada penelitian ini dilakukan perancangan dan diterapkan dengan menggunakan VHDL. Software pendukung yang digunakan untuk
mengimplementasikan VHDL adalah Xilinx ISE 8.1i. Rancangan encoder dan decoder CRC ini memiliki komponen yang lebih effisien.
Kata kunci: Cyclic Redundancy Check (CRC), VHDL Language, Xilinx ISE 8.1i
ABSTRACT
Cyclic Redundancy Check (CRC) is one type of error detection used in data transmission. CRC commonly used in digital networks and storage devices to detect accidental changes to raw data. CRC has high reliability in data transmission because uses algorithms based on cyclic codes. In this article the polynomial generator used in the encoder and decoder is the CCITT X8 + X2 + X + 1 and with a width of 8 bits data bits.CRC-8-CCITT usually used at Asynchronous Transfer Mode (ATM) headers, Integrated Services Digital Network (ISDN) HEC, etc. This article presents design and implementation of a component using VHDL. The supporting software used to implement VHDL is Xilinx ISE 8.1i. This CRC encoder and decoder design have more efficient components.
Keywords: Cyclic Redundancy Check (CRC), VHDL Language, Xilinx ISE 8.1i
Keywords
Full Text:
PDFReferences
Forouzan, B. A., & Fegan, S. C. (2007). Data Communications and Networking. New York: McGraw-Hill Higher Education.
Ghosh, D., Mitra, A., Mukhopadhyay, A., Dawn, A., & Ghosh, D. (2013). A GENERALIZED CODE FOR COMPUTING CYCLIC REDUNDANCY. International Journal of Students Research in Technology & Management, 1(2), 192 - 202.
P, P. S., A, R., & Kotain, A. S. (2012). FPGA Implementation of Single Bit Error Correction using CRC. International Journal of Computer Applications, 52(10), 2 - 6.
Peterson, W. W., & Brown, D. T. (1961). Cyclic Codes for Error Detection. Proceedings of the IRE, 49(1), 228-235.
Ritter, Terry. (1986, February 11). The Great CRC Mystery. Dr. Dobb's Journal of Software Tools, hal. 26-34.
Saleh, A. A., Saleh, K. M., & S. A.-A. (2018). Design and Simulation of CRC Encoder and Decoder Using VHDL. International Scientific Conference of Engineering Sciences, 1(3), 221-225.
Satran, J., Sheinwald, D., & Shimony, I. (2005). Out of Order Incremental CRC Computation. IEEE Transactions On Computers, 54, 1178-1181.
DOI: https://doi.org/10.26760/elkomika.v8i1.58
Refbacks
- There are currently no refbacks.
_______________________________________________________________________________________________________________________
ISSN (print) : 2338-8323 | ISSN (electronic) : 2459-9638
Publisher:
Department of Electrical Engineering Institut Teknologi Nasional Bandung, Indonesia
Address: 20th Building Institut Teknologi Nasional Bandung PHH. Mustofa Street No. 23 Bandung 40124, Indonesia
Contact: +627272215 (ext. 206)
Email: jte.itenas@itenas.ac.id
________________________________________________________________________________________________________________________
Jurnal ini terlisensi oleh Creative Commons Attribution-ShareAlike 4.0 International License.
